



FIG. 3A








FIG. 4




FIG. 5





FIG. 6



TG 7


IN-PACKET ADDRESS BEFORE UPDATING INCREMENT VALUE	3,2000	3'5010	3'5100
_	3'5010	3'5100	3'b000 (CARRY 1)
2	3'b100	3'b000 (CARRY 1)	3'b010 (CARRY 1)
3	3'b000 (CARRY 1)	3'b010 (CARRY 1)	3'5100 (CARRY 1)
4	3'b010 (CARRY 1)	3'b100 (CARRY 1)	3'b000 (CARRY 2)


FIG. 8A

LOWER 3 BITS OF ADDRESS LOWER 3 VALUE BITS OF PC RELATIVE VALUE	3'b000	3'b010	3'b100
3'b000	3'b000	3'b010	3'b100
3'b010	3'b010	3'b100	3'b000 (CARRY 1)
3'b100	3'b100	3'b000 (CARRY 1)	3'b010 (CARRY 1)

FIG. 8B

LOWER 3 BITS OF ADDRESS VALUE(TO BE SUBTRACTED)			
LOWER 3 BITS OF ADDRESS VALUE(BEFORE SUBTRACTION)	3'b00	0b010	0ь100
3'b000	3'b000	3'b100 (CARRY 1)	3'b010 (CARRY 1)
3'b010	3'b010	3'b000	3'b100 (CARRY 1)
3'b100	3'b100	3'b010	3'b000









FIG. 12

32'h00000800	L1: mov r2, r1	· · 1000
32'h00000802	jsr f	• • 1001
32'h00000804	add r0, r4	· · 1002
32'h00000808	and r1, r3	· · 1003
32'h0000080a	mov L2, r2	• • 1004
32'h00000810	ld (r2), r0	• • 1005
32'h00000812	bra L1	• • 1006
32'h00000814	add r2, r3	• • 1007
	•••	
32'h12345678	L2: ···	· · 1008

INSTRUCTION	RESOLVING VALUE	3
mov L2, r2	ADDRESS	32'h12345678
bra L1	PC RELATIVE VALUE	32'h00000800-32'h00000812

FIG. 15







FIG. 17

				l	
1411			:	L2:	29'h02468acf L2:
				:	
1407	add r2, r3 ···1410	ld (r2), r0 ···1408 bra L1 ···1409	Id (r2), r0 ···1408		29'h000000002
1404	90	and r1, r31405 mov L2, r21406	and r1, r3 ···1405		29'h000000001
1400	add r0, r4 ···1403	jsr f1402	29'h00000000 L1: mov r2, r1 ··· 1401 jsr f	Ξ.	29'h000000000

INSTRUCTION	RESOLVING VALUE	
bra L1	PC RELATIVE VALUE	32'h00000000-32'h00000012

FIG. 19

UNUSED BIT AREA	1600	1604	1607		1611	
UN AR	1602 0:0; add r0, r41603 0	0	add r2, r3 ···1610 0		0	
	1602 0:0:	r21606	lfec1609 0:0;			
BIT FORMAT INFORMATION	29'h000000000 0:0'L1: mov r2, r1 ···1601 1:0'jsr f	and r1, r31605 1111 mov L2, r21606	1d (r2), r01608 110;bra 13'n1fec1609 0;0; add r2, r31610 0		•••	
TATION	mov r2	and r1,	Id (r2)			
XECUTI INFORA	0.0 IT	0.0	<u></u>	:	1.2:	
PARALLEL EXECUTION BOUNDARY INFORMATION	29'h000000000	29'h00000001 0;0;	29'h000000002 0;0;		29'h02468acf	






FIG. 22

	nop1703 0 · · 1700
29'n00000000 0:0:1 ret1701 0:0:0	101 2021 dou 'o'o'o' 1207 1107

FIG. 23

1800	1804	. 1808	. 1811		. 1815	
:		:	:		•	
1803 0	1806 0:0; add r0, r41807 0	0	ld (r2), r01812 1;0;bra 13;h1fec1813 0;0; add r2, r31814 0		0	
dou	add r(add r2			
1.0	0.0	012	0:0			
···1802 [1:0] nop	1806	and r1, r31809 1;1;mov L2, r21810	3'h1fec···1813			
···1801 0:0 nop	1 0 jsr f	1 I mov	1 0 bra 1			
1801	11805	1809) 1812		:	
ret	mov r2, r	and r1, r3	ld (r2) , r			
J 0 0	0.0 11:	0:0	0.0	:	L2:	
29'h000000000 0:0 f.	29'h00000001 0'0 L1: mov r2, r1 ···1805 1'0'jsr f	29'h000000002 0;0	29'h000000003 0:0		29'h02468ad0	

FIG. 24

F	1902 1.10 nop1903 0 · · 1900	1906 [0,0; add r0, r41907]0 · · 1904		r3 1914 0		0 1015	CICI
f rat	יייייייייייייייייייייייייייייייייייייי	29'h00000001 0;0;L1: mov r2, r1 ··· 1905 1;0; sr f	and r1, r3 1909 11 1; mov 32'h12345680, r2 1910			1.2:	
29'h000000000 0:0:F		29'h000000001 0;0;1	29'h000000002 0;0;	29'h00000003 0:0	•	29'h02468ad0 I	

FIG. 25

NSTRUCTION	RESOLVING VALUE	
jsr f	PC RELATIVE VALUE	32'h00000000-32'h0000000a

FIG. 26

29'h00000000 0:0 f:	ret	2101 0:0inop	dou 0 0	···2102 110 nop	1:0		2103 0	Ė	. 2100
29'h00000001 0;0'L1: mov r2, r1 ···2105 1;0'jsr 13'h1ff4···2106 0;0'; add r0, r4 ···2107 0	1: mov	r2, r1 ···2105	1 0 jsr 13'h1ff	42106	0.0	add r0, r4	2107 0		. 2104
29'h000000002 0;0;	and r	and r1, r32109 1; 1; mov 32h12345680, r22110	1¦1¦mov 32'h1	2345680,	1.2	2110	0	:	. 2108
29'h000000003 0;0	Id (r2	1d (r2), r02112 1 0 bra 13 h 1 fec 2113 0 0 i add r2, r3 2114 0	1 0 bra 13'h1f	ec…2113	0.0	add r2, r3	21140		. 2111
:	•								
29'h02468ad0 L	L2:	:					0	i.	. 2115

FIG. 27

2202 1:0; nop2203 0 · · · 2200					The state of the s
ret2201 0:00 nop2	29'h00000001 0;0;L1: mov r2, r1 ···2205 1;0;jsr 13'h1ff8···2206 0;0; add r0, r4 ···2207 0	and r1, r32209 1; 1; mov 32'h12345680, r22210	ld (r2), r02212 1:0.bra 13.h1ff02213 0:0; add r2, r32214 0		
29'h000000000 0:0:f:	7.h00000001 0:0 L1:	29'h00000002 0'0'	29'h00000003 0;0;	:	01 07700 1100

FIG. 28A

8 BITS	EIGHTH
8 BITS	SEVENTH UNIT
8 BITS	SIXTH
8 BITS	FIFTH
8 BITS	FOURTH
8 BITS	THIRD
8 BITS	SECOND
8 BITS	FIRST

INSTRUCTION PACKET(64-BIT)

FIG. 28C

FIG. 28B

1.C. 20D	IN-PACKET ADDRESS	UNIT
2-UNIT	3,2000	FIRST UNIT
INSTRUCTION	3'5001	SECOND UNIT
The state of the s	3,2010	THIRD UNIT
5-UNIT INSTRUCTION	3'b011	FOURTH UNIT
	3'b100	FIFTH UNIT
5-UNIT INSTRUCTION	3,5101	SIXTH UNIT

3'b011	FOURTH UNIT
3'b100	FIFTH UNIT
3'5101	SIXTH UNIT
375110	SEVENTH UNIT
3'b111	EIGHTH UNIT

6-UNIT INSTRUCTION

FIG. 29A

LOWER 3 BITS OF ADDRESS LOWER 3 VALUE			
BITS OF PC RELATIVE VALUE	3'b000	3'b010	3'b100
3'b000	3'b000	3'b010	3'b100
3'b010	3'b010	3'b100	3'b000 (CARRY
3'b100	3'b100	3'b000 (CARRY IGNORED)	IGNORED) 3'b010 (CARRY IGNORED)
FIG. 29B			
LOWER 3 BITS OF ADDRESS VALUE (TO BE SUBTRACTED)			
LOWER 3 BITS OF ADDRESS VALUE (BEFORE BE SUBTRACTION)	3'b000	3'b010	3'b100
3'b000	3'b000	3'b100 (CARRY	3'b010 (CARRY
3'b010	3'b010	IGNORED) 3'b000	IGNORED) 3'b100 (CARRY
3'b100	3'h100	3'5010	IĞNORED) 3'b000

29'h000000000 0:0;f:	ret	2401 0 0 nop	···2402 1:0; nop	0		2403 0	•	. 2400
T1:	29'h00000001 0;0;L1: mov r2, r1 ··· 2405 1;0;jsr 13'h1ffc··· 2406 0;0; add r0, r4 ··· 2407 0	1:0 jsr 13h1ffc	2406	0	add r0, r4 ·	2407 0		. 2404
29'h00000000 0'0	and r1, r32409 1; 1 mov 32 h12345680, r22410	1; 1 mov 32'h12	345680,	27	2410	0		. 2408
29'h00000003 0;0;	ld (r2), r0 ···2412 1.0; bra 13 n1ff4 ···2413 0; 0; add r2, r3 ···2414 0	1:0'bra 13'h1ff	12413	00	add r2, r3 ·	24140		. 2411
:								
1.2:	•••					0	٠	. 2415
							į	

FIG. 31A

LOWER 3 BITS OF ADDRESS VALUE			
BITS OF PC RELATIVE VALUE	3'b000	3'b010	3'b100
3'b000	3'b000	3'b000	3'b000
3'b010	3'b010	3'b010	3'b010
3'b100	3'b100	3'b100	3'b100

FIG. 31B

LOWER 3 BITS OF ADDRESS VALUE				
LOWER 3 BITS OF PC RELATIVE VALUE	3'ь000	06010	0b100	
3'b000	3'b000	3'b000	3'b000	
3'b010	3'b010	3'b010	3'b010	
3'b100	3'b100	3'b100	3'b100	


FIG. 32

0090	. 2604	. 2608	. 2611		. 2615	
7603 0	260710	0	26140		0	
uou	add r0, r4	2610	add r2, r3			
12	무용	10	0	-	İ	ı
2602 [1:0] non	3'h1ff8···2606 0	and r1, r3 2609 11 1; mov 32h12345680, r2 2610	ld (r2), r02612 1; 0; bra 13 h1ff02613 0; o; add r2, r32614 0			
2601 0:0:nop	1;0;jsr 13	1 1 mov	1:0;bra 1			
2601	2605	2609	2612		:	
ret	mov r2, r	and r1, r3	ld (r2), r0			
0:0 E	0 0 L1:	0.0	0.0	:	L2:	
29'h000000000 0;0 :£	29'h00000001 0;0 L1: mov r2, r1 ··· 2605 1;0;jsr 13'h1ff8··· 2606 0;0; add r0, r4 ··· 2607 0 ·	29'h000000002 0 0	29'h00000003 0'0		29'h02468ad0	

FIG. 33

. 2700	. 2704				. 2715	
				_	٠	
2703 0	r4 ···2707 0	0	r3 ···27140		0	
nop	add r0,	2710	add r2,			
[]	000	.[0:0	}		
2702 11:01 nop	h1ff62706	32'h12345680, r	3'h1fee2713			
0:00p	1:0 jsr 13	1 1 mov	1 0 bra 1			
t2701 0:0:nop	29'h00000001 0'0'1L1: mov r2, r1 ···2705 1'0'jsr 13'h1ff6···2706 0';0; add r0, r4 ···270700	and r1, r3 ···2709 1 1 mov 32h12345680, r2 ···2710	ld (r2), r02712 1:0:bra 13'h1fee2713 0:0: add r2, r327140		:	
ret	Ε	ъ	Id			
0:0 £	17 0 0	0:0	0.0	፥	L2:	
29'h000000000 0:0 f:	29'h000000001	29'h000000002 0'0	29'h00000003 0:0		29'h02468ad0	

FIG. 34




MNEMONIC


OPERATION

FIG. 35A addpc disp, Rn FIG. 35B subpc disp, Rn

Rn + disp -> RnRn - disp -> Rn

FIG. 36





```
extern int g1();
extern int g2();
extern int g3();
extern int g3();
extern int g4();


f(int i)
{
    int (*fp)();

    switch(i) {
        case 1: fp = g1;
            break;
        case 2: fp = g2;
            break;
        case 3: fp = g3;
            break;
        default: fp = g4;
    }

    (*fp)();
}
```

f:	tmp = PC	2201
	i ! = 1	3201
		3202
	br L1	3203
	fp = (g1 - f) + tmp	3204
	jmp L	3205
L1:	i ! = 2	3206
	br L2	3207
	fp = (g2 - f) + tmp	3208
	jmp L	3209
L2:	i ! = 3	3210
	br L3	3211
	fp = (g3 - f) + tmp	3212
* •	jmp L	3213
L3:	fp = (g4 - f) + tmp	3214
L:	* (fp) (i)	3215

f:	mov	PC, r1	3201
	compne	1, r0	3202
	br	L1	3203
	addpc	g1 — f, r1	3204
	jmp	Ĺ	3205
L1:	cmpne	2, r0	3206
	br	L2	3207
	addpc	g2 – f, r1	3208
	jmp	Ĺ	3209
L2:	cmpne	3, r0	3210
	br	L3	3211
	addpc	g3 – f, r1	3212
	jmp	Ĺ	3213
L3:	addpc	g4-f, r1	3214
L:	isr	(r1)	3215
	ret		3216






FIG. 43

